In this paper, a physics-based compact model for the longitudinal and transverse stress profile in the channel of an uniaxially strained bulk MOS transistor is presented. The stress in the channel of a MOS transistor is not uniform and this nonuniform stress distribution results in higher average channel stress with reduction in the gate length. The developed model accurately predicts the average channel stress for different stress liners and transistor dimensions like gate length, gate height, and spacer width. The modeled average stress is then used to calculate the strain induced threshold voltage shift in HKMG nMOS transistors for different stress liners (fixed transistor dimensions) and for different transistor dimensions (fixed stress liner). The accuracy of the model is verified by comparing the threshold voltage shift with the experimental data obtained from the transistors fabricated in the 28 nm HKMG CMOS technology.
I. INTRODUCTION
MOS transistors with process induced strained channels had been adopted for 90nm and below CMOS technology nodes to enable scaling [1] - [4] . The dual stress liner (tensile stress liner for nMOS transistors and compressive stress liner for pMOS transistors) approach, as illustrated in Fig. 1 , is generally used to provide process induced strain in the channels. This strain alters the band structure of silicon and changes the semiconductor material properties like effective mass, band gap and electron affinity which further affects the device parameters like mobility and threshold voltage (V th ) [5] , [6] .
The change in mobility with strain has been widely reported in [7] - [12] . But, there are very few reports which investigate, analyze and model the V th shift with process induced strain [13] - [15] . This is because the strain induced V th shift was not significant in case of polysilicon/SiO 2 MOS transistors since the shift in the energy bands of poly-silicon gate and the silicon channel mutually cancel (as being silicon, both had similar shifts in the energy bands). However, this is not true for the recently adopted TiN/HfO 2 /SiO 2 (high-K gate dielectrics metal gate stack, HKMG) MOS transistors. In case of HKMG MOS transistors, the strain disturbs the band structure of the silicon only (no energy band shift in the metal gate). This changes the effective work function and results in a larger V th shift compared to the poly-silicon/SiO 2 MOS transistors. Fig. 2(a) shows the strain induced V th for HKMG nMOS and pMOS transistors with different intrinsic liner stress (σ L ). As shown, the V th is~20mV/GPa for HKMG transistors compared to <5mV/GPa in case of poly-silicon/SiO 2 MOS transistors [15] . Furthermore, the stress transfer from the stress liner to the silicon channel and the resultant strain in the channel strongly depends on σ L , liner thickness (t L ) and transistor dimensions like gate length (L G ), gate height (h G ) and spacer width (W sp ). Therefore the strain induced
Further, in the dual stress liner approach, the resultant stress in the channel of a MOS transistor is not uniform. This non-uniform stress distribution gives rise to higher effective strain (ε eff ) in the channel with reduction in L G . Fig. 2(b) shows V th for HKMG nMOS transistors as a function of L G for different σ L . As shown, the V th increases with reduction in L G due to higher ε eff and the steepness of the V th vs. L G plot increases with increase in σ L . It is known that the variation in L G contributes to V th variation in CMOS technologies and this effect is significantly amplified in the strained transistors. Therefore the proper modeling of strain induced V th shift as a function of L G is extremely important.
The existing strain induced V th shift models require the knowledge of strain in the channel. But, the ε eff in the channel strongly depends on L G , h G and W sp . Therefore, to accurately predict the ε eff as a function of L G for a particular stress liner, one needs to know the stress profile (which is a function of σ L , t L , L G and h G ) in the channel. Some empirical models for average stress versus L G have already been reported in [16] - [18] . However, these models could not predict the stress profile for different transistor dimensions. Additionally, there are no models available for the transverse stress component (S T , stress component perpendicular to the direction of carrier flow). The S T is quite significant in modern transistors (because of reduction in gate height) and is comparable to the longitudinal stress component (S L , stress component in the direction of carrier flow). The earlier strain induced V th shift models have neglected S T . Therefore these models are not very accurate.
In addition, the models used in industry standard compact models like BSIM4, BSIM6 and PSP [19] - [21] do not account for the strain-induced V th shift as a function of transistor dimensions. One needs to fit the parameter V th for every time a MOS transistor with a different stress liner or a different L G is encountered.
In this paper, for the first time, a physics-based compact model for predicting the stress profile (both S L and S T ) inside the channel for different transistor dimensions is developed. The model accurately predicts the stress profile for different σ L , t L , L G and h G . The modeled stress profile is used to calculate the average stress and respective V th for different L G . The final strain induced V th model has only three fitting parameters and includes both S L and S T . The accuracy of the proposed model is finally verified by comparing it with the measured data obtained from devices fabricated using 28nm HKMG CMOS technology. Although the analysis presented in this work is for bulk MOS transistor, it is valid for FinFETs. Table 1 capping layer between the HfO 2 and TiN metal gate to provide the band edge functionality. Silicon Nitride (SiN) films deposited by low pressure chemical vapor deposition (LPCVD) is used as the spacer material. The 40nm thick SiN stress liners are deposited by plasma-enhanced chemical vapor deposition (PECVD) process. Note that, as the stress liners are deposited using PECVD process, a minimum intrinsic stress is present (0.3GPa) even in an unstressed liner. Hence, the stress liner with 0.3GPa tensile stress is considered as the neutral liner and the transistor with this stress liner is considered as the control device for each gate length. The channel is oriented in <110> direction. All the transistors used in this study have gone through the same thermal budget. So if there is any stress developed during processing (due to difference in the thermal expansion coefficients of different material), this stress is same for all transistors. Fig. 1(b) shows the TEM image of the fabricated nMOS transistors. As shown in the figure, the x-direction (<110> direction) is the gate length (channel) direction, y-direction corresponds to the width of the channel and z-direction represents the vertical direction (normal to the channel, <001> direction). Fig. 3 shows the universal curve of nMOS transistors with -3.8GPa, 0.3GPa and 1.8GPa stress liners. The transistors with 1.8GPa stress liner shows~40% improvement in the on current (I ON ), at 10nA/µm off current (I OFF ), compared to the transistor with -3.8GPa stress liner because of higher electron mobility. The reduction in V th with increased liner stress could also be seen (upward shift of the universal curves).
II. DEVICE DETAILS AND SIMULATION APPROACH
The TCAD process suite Sentaurus [22] , comprising of process and device simulation capabilities is used in this work to get the stress profile in the channel for different σ L , t L , L G and h G . A 2-D device structure capable of realistically simulating the fabrication process flow including dopant implantation and annealing conditions is built. Several improved diffusion models are also implemented in the process simulator. Fig. 4 shows the measured and simulated transfer characteristics at a V DS of 50mV for nMOS transistors with different σ L and L G . As shown, the simulated transfer characteristics are in good agreement with the measurement data. Once the simulation deck is properly calibrated, it is used to get the stress profiles in the channel. Note that the TCAD simulation is only used to get the stress profile and average stress in the channel which is used to verify the developed models.
III. STRESS PROFILE AND THRESHOLD VOLTAGE MODELING A. STRESS PROFILE AND AVERAGE STRESS IN THE CHANNEL
As mentioned earlier, V th of the MOS transistor will depend on the average stress in the channel. Therefore, accurate modeling of the stress profile in the channel (for different σ L , t L , L G and h G ) is necessary for modeling V th . Note that the stress in the channel of a MOS transistor is the outcome of several stress liner regions acting independently. The whole of the stress liner can be divided into three distinct regions, as shown in Fig. 5 . These are (a) Top liner (region (1)) (b) Lateral liner (regions (2) and (3)) (c) Bottom liner (regions (4) and (5)). The bottom liner gives rise to the stress component along the channel, S L . The top, lateral and bottom liners indirectly give rise to a stress component normal to the channel, S T [23] . Fig. 6 shows the stress profile (both S L and S T ) along the channel for 42nm and 120nm long transistors with 1.8GPa tensile liner and -3.8Gpa compressive liner. Fig. 7 show the average S L and S T (S L,avg and S T,avg ) as a function of σ L and t L . As shown, for a tensile liner, a tensile S L is generated in the direction of the channel while a compressive S T is generated normal to the channel. The stress transfer to the channel is higher for higher σ L and shorter L G . The S z component (stress along the width direction) is very small and neglected in our study. In this work, we have developed physical models for S L and S T . The proposed models provide 44 VOLUME 4, NO. 2, MARCH 2016 accurate stress profiles (both S L and S T ) in the channel for different σ L , t L , h G , SA/SB and L G .
B. MODELING OF S L
For modeling the longitudinal stress component in the channel, S L , it is assumed that the entire stress generating unit (bottom liners as shown in Fig. 5 ) is transferred to both the edges of the gate along the width of the channel. This stress generating unit can be modeled as collection of multiple point stressors with each point stressor having an infinitesimal length of dy. The S L at any point in the channel can be determined by computing the contribution of each point stressor at that point and then integrating all these contributions. This process is mathematically explained as below.
The stress generated by a point stressor P, located at the left gate edge (co-ordinate (0, y)) at a point Q in the channel (co-ordinate (x,0)), can be written as [24] ,
Here, r and θ are as illustrated in Fig. 8 . S is a pre-factor which is linearly dependent on t L and σ L . Note that the (1) is the S L at point Q because of a single point stressor at point P. Considering contribution of all the point stressors located at the left hand side edge of the gate, the S L at point Q (in Cartesian co-ordinates) can be written as,
Sdy 1
Using similar approach for right hand side edge of the gate, we have,
The total S L at point Q along the channel at any position x because of all the point stressors at left and right hand side of the gate edge is,
Note that the (5) gives the stress profile along the channel. The average S L in the channel is obtained by integrating (5) over L G .
The first term in (6) is smaller than the second term so by neglecting it, we get,
Following things are to be noted for the prefactor S, • It depends linearly on t L and σ L , which can be inferred from Fig. 7 . Hence it can be written as, S ∝ σ L t L .
• The S also depends on SA/SB. Fig. 9(a) shows the average S L as a function of SA/SB (SA = SB in our work). As shown, the S L,avg increases with increase in SA/SB and it saturates at 400nm for all L G . The dependence of S on SA/SB is modeled as, Here SA 0 = 400nm. This dependence is verified by comparing it with the TCAD simulated data as shown in Fig. 9(b) . Considering the above two points, S L,avg can be written as,
where K 1 is a parameter. Fig. 10 (a) and (b) show the comparison between the model and simulated longitudinal stress profile for different L G . As shown, the model successfully predicts the longitudinal stress profile in the channel for different L G , t L and σ L .
C. MODELING OF S T
The origin of S T can be visualized as the indirect effect of bottom liner applying a vertical force on the channel by pulling on the top liner via the lateral liner (refer Fig. 5 ). This mechanism is similar to the the mechanical force needed to remove a fold in the center of a carpet (fold = gate + spacer and pull force at both carpet sides = indirect effect of the bottom liner) [23] . Fig. 11(a) shows a 3-D view (mechanically simulated) of half a transistor deformed in z-direction due to the indirect effects mentioned above. Fig. 11(b) illustrates the same deformation in the gate of the transistor. As shown, d is summation of the gate deformation (change in gate height) d 1 , and deflection of the gate from its mean position d 2 . Note that for a particular liner with fixed σ L and h G , d is same for all L G (considering that the deformation is in the elastic regime and the length of bottom liner is same) and hence can be considered constant (say k 2 ). The deflection, d 2 is linearly proportional to L G , hence can be written as
Here k 2 is a proportionality constant which depends on width and height of the gate (W and h G ). Note that d 2 is much smaller than d 1 . Therefore the S T profile is almost constant along the channel (refer Figs. 6(a) and (b) ). The S T at any point in the channel can be calculated from d 1 as described below.
ε y is the strain produced in gate stack and the channel. The S T is linearly related to ε y through young's modulus (Y). Therefore, S T comes out to be, This expression of S T is for a particular liner. For stress liner with different σ L and t L , the expression can be written as,
Here K 2 (= k 2 Y) and K 3 (= k 3 Y) are parameters. The dependence of SA/SB on S T is negligible and hence is not considered here. Fig. 12 shows the comparison between the model and TCAD simulated value of S T (5nm below the SiO 2 /Si interface) as a function of L G for different h G . As shown, the model successfully predicts S T in the channel for different L G and h G .
D. STRAIN INDUCED V TH SHIFT
The strain induced V th Shift for an nMOS transistor can be written as follows [13] ,
where V FB is the shift in flatband voltage due to strain and S is change in surface potential at threshold due to strain. m is the body effect coefficient which has weaker dependence on stress.
Note that for a bulk HKMG nMOS transistor without any interface charge and oxide charges,
where, MS is the difference in the metal-semiconductor work function, χ Si is the electron affinity of silicon and N A is the channel doping. The χ Si and E G (therefore n i ) will change with stress. So,
Assuming, there is no change in the effective density of states in valence band (N V ) and conduction band (N C ) due to strain in the channel,
So,
where, E C = χ Si − χ Si,S and E G = E G − E G,S . Further, the surface potential during the threshold condition can be written as,
Using (19) and (21) in (15),
Note that the value of m is~1.2 and E G with strain is few meV for the advanced CMOS technologies. Therefore, the second term in (22) is much smaller than the first term and can be neglected. So, finally V th can be written as,
During measurement, we have used the constant current method to find V th . Therefore to relate the developed model to our measurements, we may include the term due to mobility change in V th as V th ( μ) = −m kT q ln μ Si,S μ Si [13] . However, the contribution of this term is very small (μ Si,S /μ Si < 2). Therefore, it is neglected in our analysis.
According to the deformation potential theory (considering both hydrostatic and shear strain), the E C is linearly proportional to the strain in the channel. Note that the shift induced in the conduction band due to tensile S L in <110> direction will be additive to that induced by the compressive S T in <001> direction. Further as shown in Figs. 6(a) and (b) , for a tensile stress liner, S L is tensile and S T is compressive and vice versa. Therefore, for any type of stress liners, the E C can be written as below [25] ,
where a and b are positive and functions of deformation potential constants and stress compliance matrix coefficients. Using (9) and (14) in (24),
From (25) and (23),
Here K S1 (= aK 1 ), K S2 (= bK 2 ) and K S3 (= bK 2 ) are parameters. The V th by taking care of the conduction band shift due to strain in the channel can now be written as,
The final V th model has three fitting parameters (K S1 , K S2 and K S3 ).
In this work, we have calibrated and fitted the V th − L G curve of the control device using the BSIM model. The BSIM has the provision of V th modeling for retrograde doping, halo doping or any other complex doping profile. The BSIM model parameters are extracted using the ICCAP tool. Then we have used our model (26) to calculate strain-induced V th . The final V th − L G curve is obtained by adding V th (for each L G and σ L ) to the V th − L G data of the control device. VOLUME 4, NO. 2, MARCH 2016 47 Fig. 13 shows the comparison between the model and measured V th as a function of L G for different σ L . The measured data is represented as symbols. Each point in the figure is the average of V th measured from 15 different dies across the wafer. As shown the model successfully predicts V th within~2% for all L G and σ L . The K S1 , K S2 and K S3 used to fit the measured data are summarized in Table 2 . Note that the values of K S1 , K S2 and K S3 are same for any σ L and transistor dimensions. 
IV. CONCLUSION
For the first time, a physics-based compact model for the longitudinal and transverse stress profile in the channel of a strained bulk MOS transistor was developed. The developed model accurately predicts the channel stress profile for different σ L , t L , h G and SA/SB. The modeled stress profile was then used to calculate the average stress in the channel and respective strain induced threshold voltage shift in HKMG nMOS transistors for different stress liners (fixed transistor dimensions) and for different transistor dimensions (fixed stress liner). The proposed model can be used to analyze the impact of tensile and compressive liners at device and circuit level for different transistor dimensions. The accuracy of this methodology is verified by comparing the calculated threshold voltage shift with the experimental data obtained from the transistors fabricated using 28nm HKMG CMOS technology.
